[Book Cover]

Computer Organization and Architecture: Designing for Performance, 5/e

William Stallings

Published May, 1999 by Prentice Hall Engineering/Science/Mathematics

Copyright 2000, 768 pp.
Cloth
ISBN 0-13-081294-3


Sign up for future
mailings on this subject.

See other books about:
    Computer Organization and Architecture-Computer Science

    Computer Architecture-Electrical Engineering


Summary

For junior/senior-level courses in Computer Organization and Architecture in the Computer Science and Engineering departments. This text provides a clear, comprehensive presentation of the organization and architecture of modern-day computers, emphasizing both fundamental principles and the critical role of performance in driving computer design. The text conveys concepts through a wealth of concrete examples highlighting modern CISC and RISC systems.

Features


NEW—Unique Superscalar design chapter.

  • Introduces students to an approach that dominates the microprocessor design field, with two new examples (the UltraSparc II and the MIPS R10000) and a more detailed discussion on the subject.
NEW—Expanded instructor support—via text-specific Website www.prenhall.com/stallings.
  • Includes links to important sites and course pages; transparency masters and course notes in PDF; PowerPoint slides; and an errata sheet for the book.
NEW—Optical memory coverage.
  • Presents students with expanded material that includes the topic of magneto-optical memory devices.
NEW—IA-64 information—Includes predicated execution and speculative loading.
  • Familiarizes students with recent concepts central to the design of the new architecture from Intel and Hewlett-Packard.
NEW—SMPs, clusters, and NUMA systems descriptions.
  • Allows students to make detailed comparisons among symmetric multiprocessors (SMPs), clusters, and non-uniform memory access (NUMA) systems. Numerous running examples—Especially Pentium II and PowerPC.
  • Illustrates systems that encompass many of the contemporary design initiatives.
Approximately 200 homework problems—With a range of difficulty.
  • Provides students with an opportunity to test and expand their understanding of the material.
Complete coverage of instruction set architecture—With examples.
  • Gives students a firm grasp of instruction set design issues.
Full coverage of microprogrammed implementation.
  • Gives students a firm grasp on this area so that they can truly understand processor organization. Ex.__
Detailed treatment of bus organization and specifications—Includes the important examples of PCI and Futurebus+.
  • Focuses students on the functioning of buses around which virtually all microprocessors are organized.
Interaction of I/O modules with the outside world and the CPU—Includes important external interface examples of SCSI and FireWire.
  • Shows students the function and structure of I/O enabling them to have a complete understanding of the subject.
Broad presentation of RISC technology.
  • Unifies important design features found in almost all contemporary machines, including Pentium II and III.
Unified treatment of internal and external memory—Covers leading-edge areas such as magneto-optical; advanced DRAM; and RAID disk arrays.
  • Enhances students' understanding of hierarchy elements, from cache to optical memory.
Integer arithmetic and the IEEE 754 floating-point standard expanded coverage.
  • Promotes better motivation among students by clarifying this material.
Recommended websites and reading lists—At the end of each chapter.
  • Enables the student to get up-to-date and supplementary information.


Table of Contents
I. OVERVIEW.
    1. Introduction.
    2. Computer Evolution and Performance.

II. THE COMPUTER SYSTEM.
    3. System Buses.
    4. Internal Memory.
    5. External Memory.
    6. Input/Output.
    7. Operating System Support.
III. THE CENTRAL PROCESSING UNIT.
    8. Computer Arithmetic.
    9. Instruction Sets: Characteristics and Functions.
    10. Instruction Sets: Addressing Modes and Formats.
    11. CPU Structure and Function.
    12. Reduced Instruction Set Computers (RISCs).
    13. Instruction-Level Parallelism and Superscalar Processors.
IV. THE CONTROL UNIT.
    14. Control Unit Operation.
    15. Microprogrammed Control.
V. PARALLEL ORGANIZATION.
    16. Parallel Processing.
    Appendix A: Digital Logic.
    Appendix B: Projects for Teaching Computer Organization and Architecture.
    References.
    Glossary.
    Index.
    Acronyms.

[Help]

© Prentice-Hall, Inc. A Simon & Schuster Company
Comments To webmaster@prenhall.com