[Book Cover]

Structured Computer Organization, 4/e

Andrew S. Tanenbaum, Vrije University, Amsterdam, The Netherlands

Published October, 1998 by Prentice Hall Engineering/Science/Mathematics

Copyright 1999, 669 pp.
ISBN 0-13-095990-1

Sign up for future
on this subject.

See other books about:
    Computer Organization and Architecture-Computer Science

    Computer Architecture-Electrical Engineering

[Companion Website]


For sophomore/senior-level courses in Computer Organization and Architecture. This best-selling modern introduction to computer hardware and architecture provides a structured approach to computer architecture, presenting a computer as a series of layers, each built upon the ones below and each understandable as a separate entity. The book is written in a style and level of detail that covers all the major areas, but is still accessible to a broad range of students. It is specifically written for undergraduate students rather than adapted from a graduate-level text.


NEW—New examples and heavy coverage of the Pentium II, and Java Virtual Machine, and UltraSPARC.
NEW—A new chapter on the microarchitecture level (Ch. 4).

  • Provides students with a detailed discussion of Java Virtual Machine with a microprogrammed implementation of a subset of its instructions.
NEW—Updated and expanded coverage throughout.
  • Enhances students learning experiences with the most recent trends, tools and techniques. NEW—A wealth of new material about modern I/O devices—Includes RAID, CD-Recordable, DVD, and color printers.
  • Covers common devices that students work with in a practical manner rather than an abstract discussion of theory and concepts. Provides instructors with coverage of the newest accessories and hardware available, enabling instructors to spend less time preparing extra material for their class.
NEW—A new chapter on Parallel Computer Architectures (Ch. 8)—Takes a comprehensive look at multiprocessors and multicomputers of all kinds.
NEW—New material on operating systems—Includes an in-depth section on Windows NT.
NEW—Coverage of the new Intel Merced processor.
NEW—All code examples rewritten in Java.
NEW—50% new chapter-end problems.
Clear writing style, accessible to all students.
Up-to-date material on UMA and NUMA multiprocessors as well as massively parallel processors and clusters of workstations.
Figures in Postscript file format, a Java simulator, and software tools—Available on the text's website: www.prenhall.com/tanenbaum.

Table of Contents
    1. Introduction.
    2. Computer Systems Organization.
    3. The Digital Logic Level.
    4. The Microarchitecture Level.
    5. The Instruction Set Architecture Level.
    6. The Operating System Machine Level.
    7. The Assembly Language Level.
    8. Parallel Computer Architectures.
    9. Reading List and Bibliography.
    Appendix A: Binary Numbers.
    Appendix B: Floating-Point Numbers.


© Prentice-Hall, Inc. A Simon & Schuster Company
Comments To webmaster@prenhall.com